Fast Increment Registers
نویسندگان
چکیده
We give an optimal wait free implementation of an increment register An increment register is a concurrent object consisting of an integer valued register with an increment operation that atomically increments the register and returns the previous value We implement this register in a synchronous message passing model with crash failures In our implementation an increment operation halts in O log c rounds of communication where c is the number of concurrently executing increment operations This is the rst wait free implementation of any object that matches the log c lower bound by Herlihy and Tuttle for wait free implementations and it proves that their lower bound is tight The signi cance of our result is not so much the implementation itself but what it says about lower bounds Our result says that log c is the best possible lower bound that applies to so many objects in so many models The algorithm itself is interesting however because it is based on an optimal solution for strong renaming a simple decision problem used by Herlihy and Tuttle to prove their lower bound
منابع مشابه
Brief Announcement: Fast Shared Counting using (O(n)) Compare-and-Swap Registers
We consider the problem of building a wait-free and linearizable counter using shared registers. The counter supports a read operation, which returns the value of the counter, and an increment operation, which increments the value of the counter and returns nothing. The shared registers support read, write and compare-andswap instructions. We show that given n processes andO(n) shared registers...
متن کاملA Uniform Optimization Technique forO set Assignment
{ A number of diierent algorithms for optimized ooset assignment in DSP code generation have been developed recently. These algorithms aim at constructing a layout of local variables in memory, such that the addresses of variables can be computed ee-ciently in most cases. This is achieved by maximizing the use of auto-increment operations on address registers. However, the algorithms published ...
متن کاملDyVSoR: dynamic malware detection based on extracting patterns from value sets of registers
To control the exponential growth of malware files, security analysts pursue dynamic approaches that automatically identify and analyze malicious software samples. Obfuscation and polymorphism employed by malwares make it difficult for signature-based systems to detect sophisticated malware files. The dynamic analysis or run-time behavior provides a better technique to identify the threat. In t...
متن کاملCombining Certain Nonlinear Feedback Shift Registers
Stream ciphers that deploy linear feedback shift registers (LFSRs) have been shown to be vulnerable under fast correlation attacks [20], [21], [14], algebraic attacks [7], [28], fast algebraic attacks [6], [1], and fault attacks [13]. We discuss certain nonlinear feedback shift registers (NLFSRs) recommended as substitutes for LFSRs in stream cipher systems.
متن کاملEfficient Fetch-and-Increment
A Fetch&Inc object stores a non-negative integer and supports a single operation, fi, that returns the value of the object and increments it. Such objects are used in many asynchronous shared memory algorithms, such as renaming, mutual exclusion, and barrier synchronization. We present an efficient implementation of a wait-free Fetch&Inc object from registers and load-linked/store-conditional (...
متن کامل